AI News AI资讯 8h ago Updated 1h ago 更新于 1小时前 50

Top chipmakers embrace ASML's $400M machines, agree to crucial chipmaking change 顶级芯片制造商拥抱ASML的4亿美元光刻机,同意关键芯片制造变革

Samsung and TSMC have announced plans to adopt ASML's high-NA EUV lithography machines, signaling the semiconductor industry's broader embrace of this advanced chipmaking technology Intel, Samsung, TSMC, and ASML are collaborating on a critical photomask standard change from 6-inch to 12-inch masks, potentially boosting high-NA EUV chip production productivity by 40 percent High-NA EUV machines, costing up to $400 million each, use larger mirrors and improved optical systems to create smaller, m 三星、台积电与英特尔同意采用ASML高数值孔径(High-NA)极紫外光刻技术,并将光罩尺寸从6英寸升级为12英寸 光罩尺寸变更预计可使High-NA EUV设备芯片生产效率提升40% 三星计划2028年、台积电计划2030年量产采用该技术,英特尔已于2026年7月在Panther Lake处理器中实现量产 该技术将推动AI数据中心芯片及消费电子设备向更小特征尺寸、更高性能与能效演进 中国面临美国与荷兰出口管制限制,自主研发EUV光刻机预计需15年追赶

72
Hot 热度
68
Quality 质量
75
Impact 影响力

Analysis 深度分析

TL;DR

  • Samsung and TSMC have announced plans to adopt ASML's high-NA EUV lithography machines, signaling the semiconductor industry's broader embrace of this advanced chipmaking technology
  • Intel, Samsung, TSMC, and ASML are collaborating on a critical photomask standard change from 6-inch to 12-inch masks, potentially boosting high-NA EUV chip production productivity by 40 percent
  • High-NA EUV machines, costing up to $400 million each, use larger mirrors and improved optical systems to create smaller, more precise circuit features on silicon wafers
  • Samsung and SK Hynix plan to begin producing memory chips with high-NA EUV by 2028, while TSMC targets 2030 for its most advanced logic chips
  • China faces significant barriers to accessing this technology due to export restrictions, with experts estimating it could take 15 years to develop a domestic EUV lithography capability

Why It Matters

The adoption of high-NA EUV lithography by the world's largest chipmakers represents a pivotal inflection point in semiconductor manufacturing, directly impacting the performance and efficiency of chips powering AI data centers and consumer electronics. The collaborative shift to 12-inch photomasks demonstrates how industry-wide standard changes can unlock substantial productivity gains, which is critical given the ongoing global memory chip shortage driving up prices across consumer devices.

Technical Details

  • High-NA EUV (high-numerical-aperture extreme ultraviolet) lithography machines use bigger mirrors and improved optical systems to more precisely collect and focus light, enabling smaller feature sizes on silicon wafers compared to older deep ultraviolet lithography
  • The technology involves an extremely complex laser system that zaps molten tin into plasma at temperatures around 200,000°C, with mirrors collecting and redirecting the light into lithography tools for projecting circuitry patterns
  • The proposed photomask standard change from 6-inch to 12-inch masks could improve high-NA EUV chipmaking productivity by approximately 40 percent, as confirmed by ASML CTO Marco Pieters
  • ASML's EUV machines cost up to $400 million each and are the only source of this technology globally, with Zeiss Group serving as the exclusive supplier of mirrors and optical systems
  • Intel has already begun high-volume manufacturing using high-NA EUV for Panther Lake mobile processors starting July 2026, while Samsung and SK Hynix target 2028 for memory chips and TSMC targets 2030 for advanced logic chips

Industry Insight

The consolidation of major chipmakers around a single lithography provider (ASML) and a unified photomask standard reinforces the extreme concentration of power in the semiconductor equipment supply chain, making ASML an indispensable strategic asset with significant geopolitical leverage. The 40 percent productivity gain from the 12-inch photomask transition could meaningfully alleviate the global memory chip shortage that is inflating consumer electronics prices, but the multi-year timelines (2028-2030) for widespread adoption mean supply constraints will persist in the near term. China's exclusion from high-NA EUV technology and the 15-year timeline estimated for domestic development underscores the deepening technological gap and suggests that US-Dutch export controls are effectively slowing China's semiconductor advancement, though it may also accelerate China's push for self-sufficiency in older-generation lithography.

TL;DR

  • 三星、台积电与英特尔同意采用ASML高数值孔径(High-NA)极紫外光刻技术,并将光罩尺寸从6英寸升级为12英寸
  • 光罩尺寸变更预计可使High-NA EUV设备芯片生产效率提升40%
  • 三星计划2028年、台积电计划2030年量产采用该技术,英特尔已于2026年7月在Panther Lake处理器中实现量产
  • 该技术将推动AI数据中心芯片及消费电子设备向更小特征尺寸、更高性能与能效演进
  • 中国面临美国与荷兰出口管制限制,自主研发EUV光刻机预计需15年追赶

为什么值得看

本文揭示了全球半导体产业在先进制程节点上的关键战略转向,High-NA EUV技术将成为突破摩尔定律瓶颈的核心路径。对AI从业者而言,芯片制造效率的提升直接关联算力成本与AI基础设施扩张速度,理解这一技术演进有助于把握硬件供应链趋势。

技术解析

  • High-NA EUV光刻技术:ASML独家提供的下一代光刻设备,采用更大尺寸镜片与改进光学系统,能更精确地收集和聚焦极紫外光,实现更小特征尺寸的电路图案化。单台设备成本高达4亿美元。
  • 光罩(Photomask)尺寸升级:行业 consortium 推动将光罩标准从6英寸改为12英寸,该变更可提升High-NA EUV设备生产效率约40%,涉及三星、台积电、英特尔及ASML共同协作。
  • 各厂商量产时间表:英特尔已于2026年7月在Panther Lake移动处理器中实现High-NA EUV量产;三星计划2028年用于内存芯片;台积电计划2030年用于为AMD、苹果、英伟达、高通等客户制造最先进芯片。
  • 技术原理:通过高能激光轰击熔融锡滴产生约20万摄氏度等离子体,发射极紫外光,经多层反射镜系统引导至光刻机,逐层在硅片上刻蚀电路图案,相比深紫外光刻具有更短波长与更高分辨率。

行业启示

  • 技术垄断与地缘政治博弈:ASML作为High-NA EUV唯一供应商,其设备出口受荷兰政府与美国政策严格限制,中国无法获取先进设备,凸显半导体设备供应链的地缘政治风险与自主可控的紧迫性。
  • AI算力需求驱动制造升级:AI数据中心建设激增导致全球内存芯片短缺,芯片生产效率提升成为满足AI算力需求的关键,High-NA EUV的大规模应用将加速先进制程迭代。
  • 中国芯片自主化面临长期挑战:尽管存在技术获取传闻,但中国缺乏完整EUV光刻产业链,德国蔡司高管预测自主研发需15年,短期内难以突破先进制程封锁。

Disclaimer: The above content is generated by AI and is for reference only. 免责声明:以上内容由 AI 生成,仅供参考。

Chip 芯片 GPU GPU Training 训练 Inference 推理